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1A Quasi-Type-1 Phase-Locked Loop Structure
Saeed Golestan, Member, IEEE, Francisco D. Freijedo, Ana Vidal, Student Member, IEEE, Josep M. Guerrero,
Senior Member, IEEE, and Jesus Doval-Gandoy, Member, IEEE
Abstract—The grid voltage phase and frequency are crucial
information in control of most grid connected power electronic
based equipment. Most often, a phase-locked loop (PLL) is
employed for this purpose. A PLL is a closed-loop feedback
control system that the phase of its output signal is related to
the phase of its input signal. Arguably, the simplest PLL is a
type-1 PLL. The type-1 PLLs are characterized by having only
one integrator in their control loop and therefore having a high
stability margin. However, they suffer from a serious drawback:
they cannot achieve zero average steady-state phase-error in
the presence of frequency drifts. To overcome this drawback
of type-1 PLLs, and at the same time, to achieve a fast dynamic
response and high filtering capability, a modified PLL structure is
proposed in this letter. The proposed PLL has a similar structure
to a type-1 PLL, but from the control point of view is a type-2
control system. For this reason, it is called the quasi-type-1 PLL
(QT1-PLL). The effectiveness of the proposed PLL is confirmed
through simulation and experimental results and comparison
with standard PLLs.
Index Terms—Phase-locked loop (PLL), synchronization.
I. INTRODUCTION
The grid voltage phase and frequency are crucial infor-
mation in control of most grid connected power electronic
based equipment. Most often, a phase-locked loop (PLL)
is employed for this purpose [1]. A PLL is a closed-loop
feedback control system that its output phase is related to its
input phase. While a wide variety of PLLs have been proposed
in literature, almost all of them consist of three distinct parts: a
phase detector (PD), a loop filter (LF), and a voltage controlled
oscillator (VCO) [2].
Undoubtedly, the type-2 PLLs (a type-N PLL has N poles
at the origin in the open-loop transfer function of its linearized
model) are the most common PLLs within the areas of power
electronics and power systems mainly because they are able
to achieve zero average steady-state phase error under both
phase angle jumps and frequency drifts. In its simplest form,
a type-2 PLL can be realized by employing a proportional-
integral (PI) controller as LF [3]. This controller, however,
is not able to effectively block the grid disturbances in the
PLL control loop. To tackle this problem, additional filters
are typically employed in conjunction with the PI controller
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inside the PLL’s control loop. The notch filter [4], the moving
average filter (MAF) [5]-[7], the dq-frame cascaded delayed
signal cancellation operator [8]-[10], the repetitive regulator
[11], and the conventional low-pass filters (LPFs) are typical
choices for this purpose. Another approach is to employ some
filtering stages before the input of the PLL [12]-[14].
The type-1 PLLs are characterized by presence of only one
integrator in their control loop and therefore having a high
stability margin [2]. Despite this interesting feature, they suffer
from a major drawback: they cannot provide zero average
steady-state phase error when the grid voltage frequency
deviates from its nominal value [3], [15]. That is the reason
why the type-1 PLLs are not usually employed. A detailed
analysis of a typical type-1 PLL and a brief overview of state-
of-the-art techniques are presented in the next section.
Inspired by the proposed approach in [16] which allows to
view high order, high-type PLLs as a natural extension of a low
order type-1 PLL, a modified structure to tackle the tracking
error of type-1 PLLs under off-nominal grid frequencies is
proposed in this letter. The proposed structure, in addition to
provide a zero average steady-state phase error in the presence
of frequency drifts, guarantees a fast transient response and
high disturbance rejection capability. The suggested structure
is called the quasi-type-1 PLL (QT1-PLL) as it has a similar
structure to a type-1 PLL, but from the control point of view
is a type-2 control system. The effectiveness of the proposed
QT1-PLL is confirmed through simulation and experimental
results and comparison with standard PLLs.
II. OVERVIEW AND ANALYSIS
A. Overview of State-of-the-Art
This section provides a brief overview of recent advances
in the field.
Fig. 1 shows the proposed PLL structure in [18], which
is referred to as the all digital PLL (ADPLL). The ADPLL
is actually a traditional digital PLL (DPLL) in which a
frequency detector adjusts its center frequency. Notice that
the up/down counter and resettable accumulator (RACC) act
as a proportional regulator in this PLL, so the ADPLL can be
understood as a type-1 or quasi-type-1 PLL.
Fig. 2 shows the proposed PLL structure in [19] which
is actually a hybrid type-1/type-2 PLL. In this PLL, the
reconstructor continuously monitor the value of error signal
e. Under nominal frequency condition, the steady-state value
of this signal is zero. In this condition, the reconstructor dis-
connects the PI controller (which acts as frequency detector)
from the initial-phase angle detector and, therefore, the PLL
behaves as a type-1 PLL. However, when the grid frequency
deviates from its nominal value, the error signal e becomes
2Fig. 1. Block diagram structure of the ADPLL [18].
Fig. 2. Proposed PLL structure in [19].
nonzero. To remove this tracking error, the reconstructor
connects the initial-phase angle detector to the PI controller. In
this condition, the PLL behaves as a type-2 PLL. The reported
simulation and experimental results in [19] shows that this PLL
has a fast transient response and high disturbance rejection
capability.
B. Analysis of a Typical Type-1 PLL
Fig. 3 shows the structure of a typical three-phase type-
1 PLL (hereafter called the type-1 PLL) in which ωff is the
VCO’s center frequency and is equal to the nominal frequency,
ωo = ωff + ∆ωo is the estimated frequency, and
θo =
t∫
ωo (τ) dτ = ωff t+
t∫
∆ωo (τ) dτ︸ ︷︷ ︸
∆θo
(1)
is the estimated phase angle. For the sake of generality, a
lead/lag controller with the continuous transfer function shown
in Fig. 3 is considered as the LF in this PLL, as for T1 = 0 it
turns to a lag filter, and for T1 = T2 = 0 it turns to a simple
gain1.
A common trend in analysis of the type-1 PLL and determi-
nation of its steady-state tracking error is to base the study on
1A simple gain, a lag filter, and a lead/lag filter are typical choices for LF
of a type-1 PLL [2].
Fig. 3. Schematic diagram of a typical type-1 PLL.
Fig. 4. Nonlinear model of the type-1 PLL.
its linearized model. The linearized model, however, cannot
accurately predict the type-1 PLL’s tracking error particularly
when the bandwidth is low. This fact can be easily verified
by comparing the predicted results by nonlinear model which
is shown in this section with those of linearized model which
can be found in [2] and [3].
Let the three-phase input voltages of the type-1 PLL be of
the form
va(t) = Vi cos (θi)
vb(t) = Vi cos
(
θi − 2pi3
)
vc(t) = Vi cos
(
θi +
2pi
3
) (2)
where Vi is the input voltage’s amplitude and
θi =
t∫
ωi (τ) dτ = ωff t+
t∫
∆ωi (τ) dτ︸ ︷︷ ︸
∆θi
(3)
is the input phase-angle, and ωi and ∆ωi denotes the input
frequency and its deviation from the nominal frequency, re-
spectively.
Applying the Clarke (abc → αβ) transformation and then
the Park (αβ → dq) transformation to the three-phase input
voltages yield the dq-coordinate voltage as
vd(t) = Vi cos (θi − θo) = Vi cos (∆θi −∆θo)
vq(t) = Vi sin (θi − θo) = Vi sin (∆θi −∆θo) . (4)
Using (1), (3) and (4), the nonlinear model of the type-1
PLL can be obtained as shown in Fig. 4. Using this model,
the differential equation describing the behavior of the type-1
PLL can be obtained as
T2
d2θe
dt2
+ [1 + T1kpVi cos (θe)]
dθe
dt
+ kpVi sin (θe)
= T2
d2 (∆θi)
dt2
+
d (∆θi)
dt
(5)
where θe = θi − θo = ∆θi −∆θo.
Under a phase locked condition, the phase error θe should
be constant [17]. Therefore, the phase-locked solution of (5)
for a step change in the phase angle and a step change in the
frequency can be obtained, respectively, as
kpVi sin (θe) = 0⇒ θe = 0 (6a)
3Fig. 5. Step-by-step procedure towards realizing the proposed QT1-PLL.
kpVi sin (θe) = ∆ωi ⇒ θe = sin−1
(
∆ωi
kpVi
)
. (6b)
Equation (6a) shows that the type-1 PLL accurately tracks
a step change in the phase angle. However, as shown in (6b),
it cannot track a step change in grid frequency. Clearly, this
tracking error can be reduced by selecting a high value for gain
kp. This selection, however, is not practical under distorted
and unbalanced grid conditions as increasing kp increases
the type-1 PLL’s bandwidth and therefore reduces its filtering
capability.
It should be emphasized here that all conclusions drawn in
this section are also valid when a lag filter or a simple gain is
used as the type-1 PLL’s LF.
III. PROPOSED QUASI-TYPE-1 PLL (QT1-PLL)
STRUCTURE
The proposed QT1-PLL is based on the structure shown in
Fig. 5(a), which is a type-1 PLL similar to that considered in
previous section, but with a lag filter (a LPF with dc gain kp)
as LF. In order to achieve a high filtering capability, a MAF is
considered as the LPF in this structure. The MAF is a linear
phase filter that can act as ideal LPF if certain conditions hold
[5]. It can be described in s-domain as
MAF(s) =
1− e−Tws
Tws
(7)
where Tw is the MAF’s window length.
Equation (6b) shows that the type-1 PLL’s phase track-
ing error under off-nominal grid frequency depends on the
input voltage amplitude Vi. To remove this dependency, an
Fig. 6. Small-signal model of the QT1-PLL.
amplitude normalization scheme (ANS) is included in the
PLL structure [20]. As highlighted in Fig. 5(b), the ANS is
realized by passing the d-axis voltage component through LPF
in order to provide an estimation of Vi and dividing v¯q (the
output signal of the q-axis LPF) by this estimation. It is worth
mentioning that, in addition to remove the dependency of the
PLL’s tracking error on the input voltage amplitude, the ANS
also makes the PLL’s dynamic and stability insensitive to input
voltage amplitude variations, which is a very desirable feature.
To remove the nonlinearity of control loop, the arctangent
function is incorporated into control loop, as shown in Fig.
5(c). As a result, the phase tracking error becomes linearly
proportional to ∆ωi, i.e.,
θe =
∆ωi
kp
. (8)
Finally, the phase tracking error at the output of type-1 PLL
is compensated by online calculation of (8), as highlighted in
Fig. 5(d), and adding the result to the output of PLL. Notice
that under locked condition the average value of ∆ωo is equal
to ∆ωi. Alternative mathematically-equivalent representation
of Fig. 5(d) is shown in Fig. 5(e) that is the proposed QT1-
PLL.
As mentioned before, the proposed QT1-PLL is actually a
type-2 control system. This issue is proved in Appendix.
IV. SMALL-SIGNAL MODEL AND PARAMETERS DESIGN
GUIDELINES
A. Small-Signal Model
Fig. 6 shows the small-signal model of the proposed QT1-
PLL. Derivation of this model is straightforward, so the details
of derivation are not presented here for the sake of brevity. The
accuracy of this model, however, is examined in the following.
To evaluate the accuracy of this model, a performance
comparison between the QT1-PLL and the model is carried
out. The values of control parameters are listed in Table I. As
shown in this Table, two different values for the gain kp are
considered to ensure the PLL’s bandwidth has no effect on
the accuracy of the model. The obtained results are shown in
Fig. 7. It can be observed that regardless of the value of kp,
the small-signal model accurately predicts the behavior of the
QT1-PLL.
B. Parameters Design Guidelines
The first step of design procedure is to select the MAF’s
window length. By substituting s = jω into (7), the magnitude
of MAF can be expressed as
|MAF(jω)| =
∣∣∣∣ sin (ωTw/2)ωTw/2
∣∣∣∣ . (9)
4Fig. 7. Accuracy assessment of the QT1-PLL’s small-signal model.
TABLE I
QT1-PLL’S PARAMETERS.
Parameter Value
Proportional gain, kp 50, 150
MAF’s window length, Tw 0.01 s
Input voltage amplitude, Vi 1 pu
Sampling frequency, fs 10 kHz
Nominal frequency, ωff 2pi50 rad/s
Fig. 8. The standard form of the small-signal model shown in Fig. 6.
Using (9) it can be shown that the MAF provides unity
gain at zero frequency and zero gain at frequencies n/Tw
(n = ±1,±2,±3, · · · ) in hertz. This means that the MAF
passes the dc component and completely blocks the frequency
components of integer multiples of 1/Tw in hertz. Therefore,
the MAF’s window length can be simply selected according
to the anticipated harmonic components in the PLL’s input
voltage. In most practical cases, the odd harmonics are the
dominant harmonic components in the grid voltage, and the
dc component and even harmonics are negligible compared
to them. Therefore, Tw = T/2 = 0.01 s (T is the grid
fundamental period) is selected in this letter.
The next step of design procedure is to select a proper
value for the gain kp. Having a sufficient stability margin,
for sure, is a crucial requirement for any feedback control
system including PLLs. Therefore, we select kp such that the
proposed QT1-PLL have a sufficient stability margin.
Using the block diagram algebra, the standard form of Fig.
6 can be simply obtained as shown in Fig. 8. Based on this
model, the QT1-PLL’s open-loop transfer function can be
obtained as
Gol(s) =
∆θo,c(s)
∆θi(s)−∆θo,c(s) =
(
MAF(s)
1−MAF(s)
)(
s+ kp
s
)
.
(10)
Using (10), the QT1-PLL’s phase margin (PM) variations as
a function of kp can be simply achieved as shown in Fig. 9.
It can be observed that the PM decreases with increasing kp.
In most control texts, a PM within the range of 30◦ − 60◦ is
recommended to ensure the stability. In this letter, a PM in
the middle of this range, i.e., PM = 45◦, is considered that
Fig. 9. PM variations as a function of kp.
Fig. 10. Block diagram description of the conventional SRF-PLL.
corresponds to k = 92.34.
V. SIMULATION AND EXPERIMENTAL RESULTS
To evaluate the effectiveness of the proposed QT1-PLL,
some simulation and experimental results are presented in this
section. Simulations are carried out in Matlab/Simulink envi-
ronment and experimental results are obtained using dSpace
DS1401 controller board. Throughout the simulation and ex-
perimental studies, fs = 10 kHz, ωff = 2pi50 ras/s, and
Vi = 1 pu are considered.
To further highlight the effectiveness of proposed PLL,
the conventional synchronous-reference frame PLL (SRF-
PLL) shown in Fig. 10 and the SRF-PLL with in-loop MAF
(hereafter called the MAF-PLL) shown in Fig. 11 are also
implemented and compared with the proposed PLL.
For the case of the SRF-PLL, the proportional and integral
gains are selected such that the closed-loop poles have an opti-
mum damping factor of 0.707, and the bandwidth is the same
as that of the QT1-PLL. For the case of the MAF-PLL, special
care must be taken when designing the control parameters, as
selecting a high bandwidth for this PLL may lead to stability
problems. As recommended in [5], the symmetrical optimum
method is used to select the control parameters of the MAF-
PLL. The selected values of the control parameters for all
5Fig. 11. Block diagram description of the conventional SRF-PLL with in-loop
MAF (MAF-PLL).
TABLE II
PLLS’ CONTROL PARAMETERS
QT1-PLL SRF-PLL MAF-PLL
MAF’s window length, Tw 0.01 s 0.01 s 0.01 s
Proportional gain, kp 92.34 191 83.33
Integral gain, ki ——- 18250 2893.5
PLLs are listed in Table II and the open-loop Bode plots of
them are shown in Fig. 12.
Fig. 13 and 14 show the obtained results when the grid volt-
age undergoes a frequency-step change of +3 Hz and a phase
angle-jump of +40◦, respectively. It can be observed that the
QT1-PLL and the SRF-PLL have fast dynamic responses. The
MAF-PLL, however, has a rather slow dynamic response. The
detailed results are summarized in Table III.
Fig. 15 shows the numerical results under distorted and
unbalanced grid conditions. The parameters of input voltage
are summarized in Table IV. A step change of +3 Hz in the
grid frequency is also programmed in this test. The detailed
results are summarized in Table III. It can be observed that
regardless of the value of grid frequency, the SRF-PLL has a
poor disturbance rejection capability and the MAF-PLL has
an excellent disturbance rejection capability. The disturbance
rejection capability of the QT1-PLL, however, depends on
the value of grid frequency; the QT1-PLL provides a great
disturbance rejection capability when the grid frequency is at
its nominal value, however its disturbance rejection capability
decreases with increasing the grid frequency deviation from
its nominal value. Despite this fact, the performance of the
proposed QT1-PLL is acceptable for most practical cases
as the grid frequency variations are limited by international
standard [21]. It is worth mentioning that the disturbance
rejection capability of the QT1-PLL under off-nominal grid
frequency condition can simply be improved by making the
MAFs frequency adaptive [5], [19].
The last row in Table III compares the PM of all PLLs. All
PLLs, particularly the SRF-PLL, have good stability margins.
VI. CONCLUSION
In this letter, a PLL called the quasi-type-1 PLL (QT1-PLL)
is proposed. The proposed PLL has a similar structure to a
type-1 PLL, but from the control point of view is a type-2
PLL. The small-signal modeling and control design guidelines
for the proposed PLL are presented, and its effectiveness is
evaluated through simulation and experimental results and
comparison with standard PLLs. The obtained results show
that the proposed PLL has a fast transient response (a settling
Fig. 12. The open-loop Bode plots of the QT1-PLL (solid line), the SRF-
PLL (dashed line) and the MAF-PLL (dotted line). The values of control
parameters are listed in Table II.
TABLE III
SUMMARY OF RESULTS
QT1-PLL SRF-PLL MAF-PLL
+3 Hz frequency step change
settling time 35 ms (1.75 cycles) 44 ms (2.2 cycles) 60 ms (3 cycles)
frequency overshoot 0.1 Hz (3.33%) 0.13 Hz (4.33%) 0.03 Hz (1%)
peak phase error 4.5◦ 3.67◦ 11.42◦
+40◦ phase-angle jump
settling time 30 ms (1.5 cycles) 36 ms (1.8 cycles) 74 ms (3.7 cycles)
phase overshoot 13.5◦ (33.75%) 8.42◦ (21.05%) 14.46◦ (36.15%)
peak frequency error 8.75 Hz 6.94 Hz 3.43 Hz
Distorted and unbalanced Grid
peak-to-peak phase error (freq.=50 Hz) 0◦ 3.24◦ 0◦
peak-to-peak phase error (freq.=53 Hz) 1.34◦ 3.05◦ ≈ 0◦
Phase margin (PM) 45◦ 65.5◦ 43.3◦
time of less than two cycles of the fundamental frequency),
a good stability margin, and a good disturbance rejection
capability.
APPENDIX
Proposed Quasi-Type-1 PLL (QT1-PLL) Is a Type-2 PLL
Approximating the delay term e−Tws in (7) by first-order
Pade approximation, i.e.,
e−Tws =
e−Tws/2
e+Tws/2
≈ 1− Tws/2
1 + Tws/2
(A-1)
and substituting the result into (7) yields
MAF(s) ≈ 1
Tw
2 s+ 1
. (A-2)
(A-2) shows that the MAF transfer function can be approxi-
mated by a first-order LPF with a time-constant Tw/2.
By substituting (A-2) into (10), we can obtain
Gol(s) ≈
 1Tw2 s+1
1− 1Tw
2 s+1
(s+ kp
s
)
=
2
Tw
(s+ kp)
s2
. (A-3)
The open-loop transfer function (A-3) has two poles at the
origin, which means the proposed QT1-PLL is a type-2 PLL.
6Fig. 13. (a) Simulation results and (b) experimental results when the grid voltage undergoes a frequency step change of +3 Hz.
Fig. 14. (a) Simulation results and (b) experimental results when the grid voltage undergoes a phase-angle jump of +40◦.
Fig. 15. (a) Simulation results and (b) experimental results under distorted and unbalanced grid condition.
7TABLE IV
PARAMETERS OF DISTORTED INPUT VOLTAGE
Voltage component Amplitude (p.u.)
Fundamental positive sequence 1
Fundamental negative sequence 0.05
5th harmonic negative sequence 0.1
7th harmonic positive sequence 0.1
11th harmonic negative sequence 0.05
13th harmonic positive sequence 0.05
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